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In this work, several linearization architectures are investigated and demonstrated. An 
envelope elimination and restoration (EER) transmitter that comprises a class-E power 
amplifier and a 10-bit digital-to-analog converter (DAC) controlled current modulator is 
investigated. A pipelined switched-capacitor DAC is designed to control an open-loop 
transconductor that operates as a current modulator, modulating the amplitude of the 
current supplied to a class-E PA. Such a topology allows for increased filtering of the 
quantization noise that is problematic in most digital PAs (DPA). The proposed quadrature 
and multiphase architecture can avoid the bandwidth expansion and delay mismatch 
associated with polar PAs. The multiphase switched capacitor power amplifier (SCPA) 
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1.1.1 CMOS PAs for WLAN 
Due to their potential for low cost integration, CMOS PAs are very competitive with 
III-V compound semiconductor PAs for connectivity applications such as Wireless Local 
Area Network (WLAN) [7] [9] and Bluetooth [10] [13]. In CMOS, the digital signal 
processing (DSP) backend can be fabricated on a single chip with the receiver and 
transmitter on a complete system-on-chip. This reduces the implementation size for a 
complete transmitter, saving area on printed circuit boards (PCBs), and hence, lowers the 
cost of wireless transceivers.  Most CMOS transmitters use linear PAs to implement the 
output stage, as shown in Figure 1.2. The CMOS linear PAs suffer from the AM-AM and 
AM-PM distortion, as well as memory effect. To meet requirements on modulation 
standards such as adjacent channel power ratio (ACPR) and error-vector magnitude 
(EVM), self-testing circuitry is implemented on-chip to adjust the input bias for different 
signal levels, known as analog predistortion (APD). An alternative technique is to modify 
the digital signal at base band, known as digital predistortion (DPD) [14]
 
[16]. 
One problem with integration is that the linear CMOS PAs, as shown in Figure 1.2, 
are not energy efficient when not operating at peak output power. This is especially true 
for OFDM signals with high peak-to-average ratio (PAPR). Therefore, the low cost and 
integration level is an advantage for CMOS PAs while III-V PAs win for output power and 
power efficiency.  
In order to enhance the power efficiency of CMOS, a digitally-modulated switching 
PA can be used to replace the linear PA and the RF modulator as shown in Figure 1.3 [17], 
[18]. The efficiency of switching PAs is significantly higher than their linear counterparts, 
especially in fine-line CMOS, due to the low operating voltage and low intrinsic gain of 




and may require digital predistortion [20] [22] to enhance its linearity. To reduce the 
distortion of the digital PA, on-chip self-testing and calibration circuitry can be 
implemented; this is not possible for III-V technology. This is because digital circuitry is 
costly and power hungry to implement in III-V technology, where there are no 
complementary transistors. Therefore, digital-modulated switching PAs have attracted 
great attention recently [3], [17], [19], [23] [27]. 
In Figure 1.2, the design flows of digital backend and RF modulator are well 
established. Although digital PAs can eliminate the RF modulator, as shown in Figure 1.3 
[17], [18], their digital backend requires a modified implementation. As a result, the 
switching PAs have yet to be prevalent in the market, due to the fact that both digital 
backend and PA output stage need to be designed in parallel to achieve good reliability.  
 
1.1.2 CMOS PAs for Mobile Transceivers 
Implementing mobile transceivers with CMOS PAs are very attractive due to the low 
cost in high-volume production and the enhanced functionality/integrity with system-on-
chip (SoC). However, the output power of a typical CMOS PA is approximately a quarter 
of a watt. Design of a power efficient > 1 watt CMOS PA is still challenging [28], [29]. 
CMOS PAs for second-generation (2G) RF transceivers have been commercially available 
[30]
 
[32], but it is still hard to meet third-generation (3G) or fourth-generation (4G) 
standards due to the large PAPR of these signals. Several watt-level CMOS PAs were have 
been introduced in recent years [29], [33]
 
[35]. These CMOS PAs utilize on-chip 
transformer based power combiners, and their power efficiency is significantly lower than 
their III-V PA counterparts, as shown in Table 1.1. 




Since linear CMOS PAs cannot compete with linear III-V PAs due to their low efficiency, 
the implementation of CMOS transmitters using switching PAs looks promising. In 
switching PAs, CMOS transistors operate as a fast, low-loss switch and take full advantage 
of CMOS scaling. 
The output amplitude of a switching PA is insensitive to the input amplitude. 
Additional linearization techniques are required to achieve the amplitude modulation. This 
requires the design of accompany digital logic circuitry. Fortunately, the digital circuitry 
in CMOS is low cost and low power, but the mixed-signal design of the whole system 
brings in more complexity.  
Load-insensitivity is a challenging requirement in practical manufacturing since the 
PA modules are required to tolerate load variations. In switching PAs, transistors are 
operating as either voltage sources or current sources, hence, insensitive to load variations 
and provide a promising solutions. 
Another promising future of switching PAs is the development of RF CMOS processes. 
In the past, the CMOS scaling focused on faster switching and lower voltage. For PA 
applications, however,   	
  

      
 
law approaches its limit, it would be beneficial for the foundry to explore the RF friendly 
devices as the market for wireless communications grows rapidly. 
The efficiency of switching PAs is competitive but the peak output power is still 
limited by the low-operating voltage, losses in the matching network due to low-Q on-chip 
inductors, and losses due to voltage/current division at the transistor drain node. The 
operating voltage can be increased by using cascoded switches [3], [36]. An alternative to 
off-chip inductors is to integrate surface mount (SMD) inductors at the packaging level. 






1.2 Contributions of This Research 
Several linearization techniques are proposed and implemented.  
In the architecture level, the concept of the multiphase architecture is first proposed 
and investigated. The multiphase can eliminate the bandwidth expansion and delay 
mismatch issues associated with polar architecture while alleviate the power loss issue 
associated with quadrature architecture, at the expense of more complex coordinates 
conversion.  
In the system/transistor design level, the multiphase architecture is first realized with 
switched capacitor power amplifier with the phase selection logic and multiphase decoder. 
In order to synthesize the digital circuitry, the library of standard cells are built and the 
design flow for 130 nm CMOS is independently developed. 
In the device testing and linearization process, the methods of 2D lookup table (LUT) 
and 2D surface fit for DPD are developed and realized with LabVIEW programs. With the 
automatic device characterization and linearization using LabVIEW, several types of 
CMOS PAs are optimized to meet the stringent LTE/WCDMA requirements. 
 
1.3 Organization of the Dissertation 
The dissertation is organized as follows:  
A review of different classes of power amplifiers are presented in Chapter 2.  
In Chapter 3, various conventional linearization techniques are reviewed and their 
advantages and limitations are compared and discussed.  




demonstrated that address primary concerns with prior art in switching PA linearization.  
In Chapter 4, an envelope elimination and restoration (EER) transmitter that comprises 
a class-E power amplifier and a 10-bit DAC-controlled current modulator is investigated. 
A pipelined switched-capacitor DAC is designed to control an open-loop transconductor 
that operates as a current modulator, modulating the amplitude of the current supplied to a 
class-E PA. Such a topology allows for increased filtering of the quantization noise that is 
problematic in most digital PAs (DPA). The EER PA is a PA that operates in the polar 
domain and is subject to significant nonideality at the system level. Namely, transformation 
to the polar domain increases the bandwidth when compared to Cartesian signals. This 
causes group delay differences between the basis polar vectors that leads to delay matching 
issues when the polar signals are recombined at the PA. The system measurements yield a 
peak output power and power added efficiency (PAE) of 22.5 dBm and 23.6 %, 
respectively. When applying a WCDMA signal, the measured EVM is 1.32 %-rms and the 
adjacent channel power ratio (ACPR) is -37.9 dBc, while outputting 19.9 dBm at 14.3 % 
PAE. For an LTE signal, the measured EVM is 3.72 %-rms and the ACLR is -30.2 dBc, 
while outputting 18.1 dBm at 10.6 % PAE. 
In Chapter 5, we also investigate multiphase amplifiers that use switched capacitors to 
efficiently linearly amplifier basis phase vectors before charge summation on a capacitor 
array. The proposed quadrature and multiphase architectures avoid the bandwidth 
expansion and delay mismatch associated with polar PAs. The quadrature SCPA (Q-SCPA) 
uses amplifies Cartesian basis vectors separately using a switched capacitor circuit and 
combines them on the capacitor array in the charge domain. A prime problem with 
Cartesian combination is power loss when the basis vectors are combined; this owes to a 




20.5 dBm with a peak PAE of 20 %. It is measured with a 10-MHz, 64-QAM LTE signal 
and achieves an ACLR of <-30 dBc, with an EVM < 4 %-rms. 
In Chapter 6, the multiphase SCPA (MP-SCPA) is proposed as a solution to the power 
combining losses in the Q-SCPA. By reducing the phase differences between the basis 
vectors, it significantly improves the power efficiency while not suffering from bandwidth 
expansion or delay mismatch. The MP-SCPA is implemented with a 16-phase clock 
generator and a 7-bit SCPA array. The MP-SCPA delivers a peak output power and PAE 
of 26 dBm and 24.9 %, respectively. When amplifying an LTE signal the average output 
power and PAE are 20.9 dBm and 15.2 %, respectively, while achieving less than -30 dBc 
ACLR and 3.5 %-rms EVM. 
























Table 1.1. Several watt-level CMOS power amplifiers 
Ref. D.Chowdhury et al., ISSCC, 2009 [35] 
A. Afsahi et al., 
ISSCC, 2010 [33] 
B. Francois et al., 
MTT, 2012 [34] 
Process technology 90 nm 65 nm 90 nm 
Carrier Frequency 2.4 GHz 2.35 GHz 930 MHz 
Peak Pout (dBm) 30.1 31.5 29.4 
PAE at peak P
out 33 % 25 % 25.8 % 
Application WiMAX WLAN 16-QAM 
Average P
out (dBm) 22.5 25.5 26 






effective due to the energy stored in the passive load. The class-B PA achieves higher 
efficiency at the expense of degraded linearity, and it can be used to implement RF PAs 
[37], [38]. 
In a class-C PA, the transistor is biased so that it conducts for less than 50 % of each 
cycle. The linearity is even worse than class-B but the overall efficiency is higher.  
The detailed derivations of design equations for linear PAs are described below.  
The drain current of a linear PA is given by 
 0cosD DC rfi I i t     (2.1) 
where IDC is the DC bias current and irf is the amplitude of the sinusoidal signal of the drain 
current.  
By setting iD to zero in (2.1), the conduction angle 2 is given by 
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The LC tank or matching network will select the signal at the fundamental frequency 
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The maximum voltage swing range is limited by VDD and the corresponding peak drain 
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From (2.8) and (2.10), we can calculate the ideal DC power and peak efficiencies for 
different types of linear PAs, as shown in Table 2.2. The power dissipation in the transistors 
of linear PAs is the product of drain current and voltage, therefore, by reducing the 
conduction angles, the devices only draw current when the drain voltage is low, as shown 
in Figure 2.2 (a) and (b).  
Note that when the conduction angle is close to zero, the ideal drain efficiency is close 
to 100 %. However, with smaller conduction angles, the output power is lower, as well as 




similar power capability. But the effective load resistances RL for the same device at 
different bias conditions are quite different.  
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For a large input signal at the gate, the input amplitude for class-A is almost twice of 
the input amplitude of class-B, leading to four times of drain current. Base on this 
approximation, for the same device, the output power, using class-B biasing is 6 dB lower 
than that with class-A biasing. 
In summary, the power efficiency of linear PAs can only be improved at the expense 
of larger device, lower gain, lower output power, and worse linearity. To overcome these 
disadvantages, high power switching PAs are explored. 
 
2.2 Class-D 
In a switching PA, the transistor operates as a switch, therefore, there is either zero 
voltage across it or zero current through it, resulting a zero voltage-current product during 
a whole period.  
The schematics of a typical class-D PA [39] is shown in Figure 2.3. A square wave is 
passed to the class-D and the LC tank selects the output signal at the fundamental frequency. 
The PMOS is driven on during the positive half cycles and the NMOS is on during the 
negative half cycles. The PMOS and NMOS are switched alternately to generate a square 
wave at the drain. An ideal filter will provide a short at the fundamental frequency and an 
open at all other harmonics, leading to a 100 % power efficiency. For a real LC matching, 




to the power loss and induce the distortion. 
One advantage of the voltage-mode class-D PA is that it operates as a voltage source, 
therefore, it is invariant to different load conditions.  
The voltage and current waveforms for an ideal class-D PA are plotted in Figure 2.4.  
The amplitude of the output signal at the drain of the PMOS/NMOS is the fundamental 
component of a square wave with a range from VDD to ground and it can be given by the 
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where Ropt is the optimal load resistance.  
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where T is the period of the input pulse wave, assuming the duty cycle of the pulse wave 
is 50 %.  












Therefore, the ideal drain efficiency of a class-D PA is 100 %. In a practical 
implementation, the nonzero on-resistance of the switch is one of the dominant factors for 
power loss and efficiency degradation. Therefore, it is desirable to use a large transistor, 
typically with a transistor width in millimeter scale for submicron CMOS processes. 
However, the drain parasitic capacitance will also increase and the charging and 
discharging of the drain parasitic capacitor will cause power loss [40]. As shown in Figure 
2.4, the switch is turned on when the drain voltage is still high, therefore, the energy stored 
on the drain parasitic capacitance is dissipated through the on-resistance of the switch as 
heat, which is known as hard-switching.  
Another disadvantage of the hard switching is the power loss during the voltage 
transition. At high frequencies, since the gate voltage gradually changes from VDD to 
ground, there is a small overlapped transition time when both NMOS and PMOS are on, 
which results in a direct current path from VDD to ground. This is known as crowbar current 
or shoot-through current loss. Nonoverlapping clocks and different driving circuits for 
PMOS and NMOS can be implemented to reduce the power loss caused by transition.  
Moreover, the hard-switching will also cause the transistors operating in saturation 
region during the transition time when the drain voltage and gate bias are both high. In the 
saturation region, the transistors are not ideal switches and the device characteristics should 
be considered. As the frequency goes high, the transition time becomes a significant portion 
for each period, leading to more power loss and nonideal characteristics. 
To avoid the power loss due to the drain parasitic capacitance and switch transition, 
the drain voltage needs to be shaped so that it is close to zero before the switch is turned 






The class-D PAs suffer from the presence of drain parasitic capacitance. To minimize 
the switching loss caused by the parasitic capacitance, a class-E PA [41] [43] can be 
implemented, as shown in Figure 2.5, where the drain parasitic capacitance is absorbed by 
reactive components at the drain.  
As shown in Figure 2.6, there is no overlap between the drain voltage and current 
waveforms. Moreover, the drain voltage decreases to zero before the switch turns on. When 
the switch is turned on, the drain voltage is already zero, indicating that the energy stored 
on the drain parasitic capacitance CD has been transferred to the reactive matching network 
before the switch is fully turned off. Therefore, there is ideally no power loss due to the 
charging/discharging of the drain parasitic capacitance; this is known as soft-switching. In 
a class-D PA, on the other hand, the switch is turned on when the drain voltage is still high, 
the energy stored on the drain parasitic capacitance is dissipated through the available 
resistive path as heat.  
With soft-switching, the transition loss in class-E is also reduced since the drain 
voltage gradually reduces to zero before the switch is turned on. As a result, there is no DC 
current path from the supply to the ground. Moreover, the soft-switching also ensures that 
the transistors are always operating in triode region, leading to a more accurate modeling 
of the device as a switch. Hence, the characteristics of a class-E PA is invulnerable to 
circuit and process variations [44]. Losses in a class-E PA are mainly due to nonideal 
waveform shaping caused by nonzero on-resistance and nonideal passive components [45]. 
The detailed derivation of the design equations is presented in [41]. The final equations 
are summarized below.  
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The components in Figure 2.5 can by calculated by 
 2
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where  is the center frequency and Q is the quality factor of the matching network. For 
an ideal PA, the maximum Q is limited by the desired bandwidth. But due to the lossy on-
chip passive components, Q needs to be smaller than the quality factors of 
inductors/capacitors to reduce the loss in the matching network. 
In a practical class-E PA, the on-resistance RSW of the transistor is not zero. If RSW is 
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Since the drain parasitic capacitance can be absorbed by the reactive components, 
larger device size can be used in class-E PAs to reduce the RSW and to increase the overall 
output power and efficiency. As a result, the lossy on-chip passive components become the 




One significant disadvantage of the class-E PA is the high drain voltage. As discussed 
in [41], the peak drain voltage is ~3.6VDD and the peak drain current is ~1.7VDD /RL. The 
high peak drain voltage introduces a severe stress on the devices, especially for the deep-
submicron CMOS technologies with thin gate oxides and low operating voltages. With a 
large voltage at the drain, the CMOS oxide breakdown can occur at the gate-drain 
overlapping region. The high electrical field will induce the defect accumulation, during 
which process electrons are injected into the oxide and forming defects. The conventional 
oxide breakdown is characterized with static voltage. For a high voltage at RF frequencies, 
the defect accumulation process is much slower due to the fast alternating electrical field 
across the gate oxide [46] [48]. Therefore, for RF applications, the device breakdown 
voltage is considerably higher than (more than two times of) the conventional DC 
breakdown standards [49].  
As a result, the class-E PA is still a promising candidate for CMOS RF applications. 
The drain voltage can be reduced by replacing the RF choke with a finite inductor 




In the design of class-E PAs, the voltage and current waveforms are shaped to avoid 
the overlap between them. Another example is the class-F PA [50]
 
[52], as shown in 
Figure 2.7, where the load matching passes all even harmonics as a short circuit and blocks 
all odd harmonics as an open circuit.  











    (2.25) 
where Z0 is the characteristic impedance of the transmission line.  
The high-Q LC resonator in parallel acts an open circuit at fundamental frequency and a 
short circuit at all other harmonics. Therefore, at all odd harmonics, the transmission line 
shows a large impendence close to infinity since the effective RL is close to zero. At even 
harmonics, the transmission line becomes some multiple of half-wavelength and acts as a 
short circuit to ground. This will result in a square voltage waveform and a half-rectified 
current waveform at the drain, as shown in Figure 2.8. 
With an input square wave, the drain voltage is also a square wave with a peak-to-peak 
voltage of 2VDD. Therefore, the amplitude of the square wave at the drain is VDD. The output 
voltage is the fundamental term of the Fourier expansion of the drain voltage waveform, 






  (2.26) 
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An ideal class-F PA will comprise of an infinite number of odd-harmonic resonators 
to shape the voltage and current waveforms at the drain. In practical implementation, only 
the first several harmonics will be terminated. For example, we can use an on-chip C3, L3 




shown Figure 2.9.  
From Figure 2.8 we notice the hard-switching nature of class-F PAs. Therefore, the 
charging and discharging of the drain parasitic capacitance will reduce the overall 
efficiency. Moreover, the practical implementation of class-F PAs requires more passive 
elements than class-D or class-E, therefore, class-F PAs are not widely used in CMOS.  
 
2.5 Class-F-1 
In order to achieve a soft-switching in class-F family, the inverse class-F (Figure 2.10) 
can be implemented [52], [53], where the current waveform is squared and the voltage 
waveform is half-sinusoidal, as shown in Figure 2.11.  
Similar to a class-F PA, an ideal inverse class-F PA has an infinite number of even-
harmonic resonators to result in a half-sinusoidal voltage waveform and a square current 
waveform at the drain. 
The class-E, -F, -F-1 has similar topology with different load matching and termination, 
which can be referred to as the class-E/F family [52]. Comparing with class-E, the class-F 
and  F-1 have lower peak drain voltage, which can reduce the stress on the device.  
 
2.6 Class-D-1 
The inverse class-D PA, also called current-mode class-D, is similar to the class D PA 
(voltage-mode class-D), but with interchanged voltage and current waveforms at the drain 
[54] [56]. This will result in the soft-switching to eliminate the power loss due to the 
charging/discharging of the drain parasitic capacitance. The inverse class-D PA is often 
implemented differentially; half side of the inverse class-D PA is shown in Figure 2.12. 




D PA. The soft-switching characteristic of the inverse class-D can avoid the efficiency 
degradation due to drain parasitic capacitance. The transistors in inverse class-D PAs 
operate as current sources whereas the transistors in class-D PAs work as voltage sources.  
The inverse class-D PA is quite similar to the class E/F family, with different load 














































































































































































Table 2.1. Conduction angles and duty cycles of linear PAs 
  	 
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3.1 Envelope Elimination and Restoration 
Conventional CMOS linear PAs have a low power efficiency for non-CE signals with 
large PAPR. To improve the power efficiency, envelop tracking (ET) can be used to 
modulate the supply voltage of a linear PA in accordance with the envelope of the RF 
signal. ET systems still suffer from reduced efficiency, owing to the limits of the linear PA; 
although the efficiency is improved when compared to a standalone PA [73]. To further 
improve the power efficiency, envelope elimination and restoration (EER) is used by 
replacing the linear PA with a high efficiency switching PA as shown in Figure 3.2. EER 
was first proposed by Kahn in 1952 [60].   
The I/Q signal for the digital backend is converted to amplitude and phase by a 
coordinate rotation digital computer (CORDIC). The amplitude information is used to 
modulate the supply voltage of the switching PA while a phase-modulated pulse wave is 
applied at the input of the switching PA. Since there are two separate paths for the 
amplitude and phase information, there is a delay mismatch that must be corrected. The 
intrinsic reason for the delay mismatch is that the amplitude and phase signals propagate 
at different frequencies (e.g., near DC and RF, respectively). Hence, they have different 
group delays. In addition, since the conversion from Cartesian (e.g., I and Q) to polar (e.g., 
A and  ) is nonlinear, there is a significant bandwidth expansion which limits wideband 
operation required by modern wireless communication standards. 
The Cartesian-to-polar transformation can be expressed as follows: 
 
2 2( ) ( ) ( )A t I t Q t    (3.1) 
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required for the polar components A(t) and  (t), especially the phase component  (t), are 
substantially larger than the bandwidth of the Cartesian components I(t) and Q(t) [59]. 




The outphasing architecture was first introduced by Chireix in 1935 [72]. It has also 
been called linear amplification using nonlinear components (LINC) [74], [75]. As shown 
in Figure 3.3, the input I/Q signals are converted into two phase-modulated pulse waves 
with constant amplitude. The two pulse waves drive two identical switching PAs and their 
outputs sum together using a passive power combiner. When the two pulse waves are in-
phase, the output is maximum; when the two pulse waves are 180 degree out-of-phase, the 
output is zero (assuming the two switching PAs are identical). 
As shown in Figure 3.4, the phases of the input signal can be determined by:   
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  (3.6) 
The outphasing architecture requires two switching PAs that are precisely matched; 
otherwise the out-of-phase components cannot cancel each other. This limits the minimum 
output power of the outphasing PA, and therefore degrades the dynamic range of the system. 




the outphasing angle and phase modulation vectors (e.g.,  (t) and (t), respectively). 
Moreover, since the two switching PAs are operated at their full power, the power 
efficiency of the outphasing PA is outphasing angle-dependent. When the two branches are 
180 degree out-of-phase, the power efficiency is lowest.  
 
3.3 Pulse-Width and Pulse-Position Modulation 
In the operation of a switching PA, information can be encoded in the digital pulse-
wave that drives the input to the PA. The input pulse-width is directly related to the output 
power of the switching PA, hence, by modulating the pulse-width the output amplitude can 
be modulated. Similarly, changes in the pulse-position correspond to changes in the output 
phase; this leads to the pulse-width and pulse-position modulation (PWPM) as shown in 
Figure 3.5 and Figure 3.6 [58], [76][78].  
The phase information is contained in the position of the edges of the phase-modulated 
pulse wave, similar to phase modulation in both the EER and outphasing PAs. The 
fundamental amplitude a1(t) is a function of the duty cycle D(t) [76]: 
 1
4( ) sin( ( ))a t D t


  (3.7) 
Harmonic tones an(t) are also generated [76],  
 





  (3.8) 
Consider a PMW class-D PA and assume the drain voltage ranges from VDD to ground. 
By using the Fourier expansion, the amplitude of the output sinusoidal wave is 
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   (3.10) 
where RL is the optimal load resistance. 
The output dynamic range of the PWPM PA is limited by the minimum width of the 
input pulse wave that the transistor switches can process without pulse-swallowing. In 
addition, bandwidth expansion is also present in the phase and amplitude waveform 
generation. 
 
3.4 Digital Polar PA (DPA) 
Another technique that can be used to linearize a switching PA is digital polar 
modulation [19], [26], [27], [67]. Instead of using one switching PA to amplify the RF 
signal, an array of unary weighted switching PA cells is used to provide the amplitude 
modulation, as shown in Figure 3.7. The PA cells can operate in the voltage, current, or 
charge domain with an appropriate summation block to combine the individual cells. 
Similar to the EER PA, the phase information is contained in the phase-modulated 
pulse wave. The output amplitude can be modulated by adjusting the number of active 
switching PA cells. The finite AM resolution is limited by the number of PA cells, and this 
AM quantization error generates a white noise in the spectrum [19]. The DPA architecture 
also suffers from bandwidth expansion and delay mismatch. 
 
3.5 Hybrid Architectures 
The combination of different architectures can sometimes provide an alternative 
solution to overcome some drawbacks discussed above.  




modulator. Although DC-DC converter has a very high efficiency, its bandwidth is very 
small. Because the efficiency of supply modulator decreases significantly as bandwidth 
increases, it is difficult to achieve high efficiency when amplifying a wide bandwidth signal. 
If we combine envelope tracking (ET) with outphasing, PWM or digital polar, the 
bandwidth requirement for supply modulator can be greatly reduce. An extreme case is 
implementing a 1-bit supply modulator with digital polar, such as a class-G switched 
capacitor PA [80].  
Outphasing architecture has a phase-dependent efficiency. Its inputs are outphased to 
combine at the output for desired amplitude, therefore, the power efficiency is very low at 
large outphasing angles. To avoid the occurrence of large outphasing angle, the output 
amplitudes of the two PAs in the outphasing topology can be adjusted by techniques such 
as ET [81], PWM, and digital polar.  
PWM suffers from small dynamic range due to the limited pulse-width of the input 
pulse wave, especially at high frequencies. To increase the dynamic range, we can adjust 
the supply for different signal levels (EER), split the PA into an array of PA cells (digital 
polar), or combine the output of two PWM PAs with outphased input pulse wave 
(outphasing).  
In all the above hybrid architectures, a certain output can be generated by different 
inputs. For example, in the case of outphasing with ET, a small output can be generated 
either by applying a low supply voltage or using a large outphasing angle. Different inputs 
can be selected to maximize the power efficiency, at the expense of more complex digital 







It is noted that all of the presented architectures suffer from system level deficiencies 
that lead to nonlinearity. The bandwidth expansion involved with polar conversion limits 
the capability to operate in closed loops, which are preferred to account for process, voltage 
and temperature (PVT) variations. Furthermore, the polar architectures suffer from delay 
mismatches owing to group delay differences that the amplitude and phase signals 
experience. Finally the digitally modulated PAs suffer from noise due to finite quantization 
of the amplitude signal.  
Three architectures that address the challenges associated with switching PA 
linearization are addressed in the next three chapters. Among these architectures, the 
multiphase architecture avoids the low power efficiency at large outphasing angles in 
outphasing architectures and eliminate wideband phase modulator which is required in all 







Figure 3.4. Outphasing operation in polar coordinates. 
 
 








































Figure 3.6. Illustration of (a) modulating the amplitude with pulse-width; (b) modulating 
of the phase with the pulse position [76], [79].  
 









Typically the voltage supply-modulator for EER transmitters is implemented using a 
low-dropout regulator (LDO) [4], [63]. An LDO consists of a PMOS pass transistor 
controlled by an op-amp using negative feedback. The low-dropout regulator (LDO) for a 
conventional supply modulator is power hungry and has a similar efficiency characteristic 
to a class-B PA [82], albeit with higher peak efficiency [63].  Moreover, the large size of 
the pass transistor introduces stability problems for the operational amplifier, especially 
when operated with wide bandwidth. In this chapter, we introduce a current modulated 
class-E PA (see Figure 4.1) as an alternative to the conventional voltage supply modulated 
EER PA. To make the PA compatible with digital systems, the current modulator is 
controlled by a digital-to-analog converter (DAC) which allows for increased filtering of 
the quantization noise since it is no longer on the RF signal path. 
 
4.2 Differential Class-E Power Amplifier 
A typical class-E PA topology is shown in Figure 4.1. It consists of an NMOS, M, 
switching at a frequency,  0, a shunt capacitor (Cd) and inductor (Ld) forming a positive 
susceptance at the drain of the transistor, and a matching network (Lm, Cm1, and Cm2) 
transforming the antenna impedance to an optimal impedance at the transistor drain and 
allowing high power to be delivered to the load at the fundamental frequency,  0. The 






























  (4.3) 
The matching network (Lm, Cm1, and Cm2) transforms RL, the optimum termination 
resistance, to the load impedance 50. The drain capacitor Cd consists of an added extrinsic 
capacitor in parallel with the parasitic capacitance at the drain of transistor M. 
Since class-E amplifiers offer high efficiency at the expense of device stress (due to 
large drain voltage), a cascode implementation is applied to distribute voltage stress and 
improve device reliability [76], [90]. The cascoded class-E PA is shown in Figure 4.2. With 
use of thick gate transistors, M3 and M4, the supply voltage VDD can be increased to 2.5 
V in a 130 nm RF CMOS technology. 
 
4.3 Current Modulation with Unary Current-Mode DAC  
The low-dropout regulator (LDO) for a conventional supply modulator is power 
hungry and has a similar efficiency characteristic to a class-B PA [82], albeit with higher 
peak efficiency [63]. In this section, we introduce a unary-weighted, current-mode digital-
to-analog converter (DAC) as the supply-modulator to a class-E PA, as shown in Figure 
4.3. This is similar to a current-mode DPA with a high efficiency digital output stage, with 
the exception that quantization is not in the RF signal path [91], [92]. By moving the signal 
quantization out of the RF signal path, additional filtering can be used to shape the 
quantization noise. When compared to a current-mode DPA, quantization noise is only 
suppressed by the output matching network acting as a bandpass reconstruction filter. Size 
and losses in the RF matching components restrict the number of components and hence 
the order of the filter.  




be filtered at low frequency by the DAC reconstruction filter and again at high frequency 
by the output matching network. Additionally, high peak efficiency is possible because all 
of the current supplied by the DAC is provided to the highly-efficient switching amplifier. 
This does not require an LDO, which usually consumes more power than the drivers 
required for the current-mode DAC and often requires large capacitance due to necessity 
for compensation. Moreover, when compared to a rail-to-rail operational amplifier required 
by an LDO, a current-mode DAC can be easily implemented to achieve a large output 
current swing (e.g., from zero up to the desired peak current) [93] [95]. Hence, a current-
mode DAC acting in an EER transmitter is a promising alternative for both the supply-
modulator of an EER transmitter and for conventional current-mode DPAs. 
 
4.3.1 Unary-Weighted Current DAC 
The block diagram of the unary-weighted current-mode DAC is shown in Figure 4.4. 
Binary input bits are thermometer decoded and buffered to switch an array of unary current 
cells. Compared to a binary-weighted DAC, a unary-weighted DAC reduces static errors 
due to current cell mismatch and the dynamics errors due to switching transients exposed 
to the DAC output. The resolution of the array is designed to meet the EVM target required 
for demodulation of the signal. For sufficient margin, this is chosen to be < 1 %; hence, a 
supply modulator with 7-bit accuracy is sufficient. The current amplitude is designed to 
achieve an output power of 24 dBm from the transmitter; hence, the DAC is designed with 
a peak output current of 250 mA. The clock frequency of the DAC is chosen by the 
bandwidth of the amplitude signal being processed. Simulation results have shown that the 
amplitude bandwidth of an IEEE 802.11g signal is ~40 MHz; thus, the DAC is clocked at 




Fully-differential current-steering DACs are widely used due to their reduced output 
impedance requirement. With the reduced output impedance requirement, the cascoded 
transistor Mcas in Figure 4.5(a) can be eliminated to alleviate headroom constrains. 
However, since the current DAC is used as the supply modulator in our design, a single-
ended unit current cell is preferred to reduce the power consumption, as shown in Figure 
4.5(b). Both M1 and M2 are switched by the decoder and driver to achieve the required 
output impedance while maintaining a voltage headroom close to that of the differential 
current cell. 
 
4.3.2 Simulation Results 
The postextracted current-mode DAC-based EER transmitter is simulated at 2.4 GHz. 
Figure 4.6 (a) and Figure 4.6 (b) show the output power versus the input code and the PAE 
versus output power, respectively. The peak output power is 24.5 dBm while the peak PAE 
is 43.3 %.  
Current DAC EER transmitters provide high efficiency but moderate/poor linearity 
due to code-dependent impedance variation, which leads to signal distortion in both 
amplitude (AM-AM) and phase (AM-PM). The static AM-AM distortion can be observed 
in Figure 4.7 (a) while Figure 4.7 (b) shows the AM-PM distortion. 
Both the output amplitude and phase can be considered a function of the input code of 
the current-mode DAC. To improve the linearity of the EER transmitter, digital 
predistortion (DPD) is applied. As shown in Figure 4.7, the PA output signals are detected 
and lookup tables for the amplitude A and phase   are constructed, respectively. Based on 
the lookup tables, A and  are mapped to predistorted signals A' and ', providing linearized 




A 2.4 GHz OFDM modulated signal similar to the IEEE 802.11g standard is applied 
to verify the dynamic operation of the PA. Figure 4.8 shows the normalized power spectral 
density (PSD) of the output signals relative to the mandated spectral mask. The error vector 
magnitude (EVM) is 2.09 %-rms based on the simulation results, well below the required 
5.6 %-rms requirement for such signals. Figure 4.9 shows the simulated output signal 
constellation. The average output power is 13.6 dBm. The average PAE is 8.9 %. 
In this section current-mode DAC-based EER transmitter is presented. Such a 
topology allows for improved linearity while reducing the output quantization noise that is 
problematic in digital power amplifiers where the quantization is directly in the RF signal 
path. As with all current-mode DACs the output characteristic is compressive with 
increasing digital code due to impedance changes in the current source. Using digital 
predistortion, the linearity of the EER transmitter can be significantly improved to 
compensate for this effect. The circuit is laid out and simulated in a 130 nm RF CMOS 
technology. The peak output power and PAE are 24.5 dBm and 43.3 %, respectively. By 
applying a test signal based on the IEEE 802.11g standard, the transmitter linearity is 
validated by its performance compared to the required spectral mask. The demodulated 
signal achieves an EVM of 2.09 %, while meeting the spectral mask with high margin. 
 
4.4 Current Modulation with Pipelined SC-DAC 
An alternative way to implement the current supply modulator is to control an open 
loop transconductor using a 10-bit pipelined switched-capacitor (SC) digital-to-analog 
converter (DAC), as shown in Figure 4.10. Current-mode DPAs usually introduces the 
quantization noise at the PA output.  The proposed current-modulated PA architecture is 




at the DAC and the output matching/filtering of the PA [91], [92].  
In a conventional DPA/SCPA, the filtering at the bandpass matching network is quite 
limited because the matching network often needs to accommodate wideband operations. 
Moreover, size and loss of the on-chip matching components restrict the number of 
components, and hence the order of the filter. By separating the RF amplifier and the DAC 
controlled transconductor, the quantized envelope signal can be filtered at low frequency 
by the reconstruction filter and at high frequency by the output matching network. High 
power efficiency can be achieved because the pipelined SC-DAC and the open-loop 
transconductor consume less power than an LDO, which often requires large transistors for 
low output impedance and large capacitance for compensation. In the current modulated 
EER PA, the open-loop transconductance amplifier controlled by an SC-DAC can be easily 
implemented to achieve a large output current dynamic range. EER architecture requires 
digital predistortion (DPD) to improve the linearity. The 10-bit low-power DAC provide a 
convenient digital interface for DPD comparing with the conventional analog LDO-based 
EER PA.   Hence, an SC-DAC modulated EER transmitter is a promising alternative for 
both the conventional EER PAs and for conventional current-mode DPAs.  
 
4.4.1 Circuit Details 
4.4.1.1 Pipelined Switched Capacitor DAC 
Conventional high-speed current-mode DACs comprise scaled current-steering 
elements that can be controlled via digital switching. High-power PAs require high drain 
currents at peak output power; hence, they require large magnitude current-steering 
elements. But at low power the current is steered into a dummy load and the DAC 




filtering of quantization noise also consumes more power for a DAC with high output 
current. Additionally, significant glitching can occur due to charge feedthrough summing 
at the output of the current source.  
A pipelined switched capacitor DAC [96] [99] (SC-DAC) is used to improve the 
overall system efficiency. This DAC uses a unary-weighted capacitor array controlled by 
binary-weighted digital inputs. The precision capacitor ratios achievable in CMOS 
improve the linearity when compared to a current-mode DAC, whereas the fast-switching 
transistors accommodate the high-speed operation. As shown in Figure 4.11, a three phase 
clock is applied to control the pipeline of operations. Each capacitor is charged to VDD or 
ground depending on its digital binary input code. Half of the charge on the previous 
capacitor will transfer to the next capacitor in the pipeline, forming binary operations 
between adjacent capacitors. Comparing with the aforementioned current-steering DAC, 
the glitching for a pipelined SC-DAC is much lower since the charges of each stage are all 
combined in the last/MSB capacitor before delivered to the output load. As we can see in 
Figure 4.11, each capacitor can be charged from VDD to ground, hence the swing range of 
the SC-DAC is large. However, the driven strength of the SC-DAC is low since the output 
is generated based on charge redistribution between capacitors. Therefore, we use the DAC 
to control an open-loop transconductor that can supply the source current to a high-power 
high-efficiency class-E PA. The supplied current is proportional to the desired output 
amplitude, and hence controls the output power of the PA. Because the transconductor 
operates in open-loop, the output amplitude is nonlinear, with respect to the input code. 
Unlike closed-loop systems or current-steering DACs, this nonlinearity is relatively easy 
to correct using DPD running in the DSP and is relatively constant with respect to output 




Although the pipelined SC-DAC is a binary-weighted DAC, it utilizes identical capacitors 
to minimize the cell mismatch. Compared with the more traditional current-steering DAC, 
the pipelined SC-DAC consumes less power and is glitch free. A 10-bit pipelined SC DAC 
is implemented to provide sufficient margin for predistortion which will be discussed later. 
The EER power amplifier is designed to achieve an output power of 24 dBm into a 50   
load; hence, the open loop transconductance amplifier is designed with a peak output 
current of 250 mA. The clock frequency of the DAC is chosen by the bandwidth of the 
amplitude signal being processed. To achieve a wide modulation bandwidth at the output 
of the PA/DAC circuitry, the clock frequency of the SC-DAC is derived from a divide-by-
4 circuit whose input is the RF PA switching signal. 
 
4.4.1.2 Differential and Interleaved DAC 
In order to drive the transconductance amplifier in Figure 4.10, a differential pipelined 
SC-DAC is implemented as shown in Figure 4.12. 
As shown in Figure 4.11, the output of the SC-DAC is only enabled when the 
corresponding phase clock is on, hence the output is only enabled for one third of the clock 
period. To maintain the desired output continuously, the interleaved SC-DAC is 
implemented and the output of different SC-DACs are enabled for different clock phases.  
 
4.4.1.3 Open-Loop Transconductor 
To modulate the output of the PA the SC-DAC drives an op-amp that implements the 
reconstruction filter of the SC-DAC, as shown in Figure 4.10. The reconstruction filter 
consists of an op-amp that is configured as an integrator with finite DC gain. This filter 




the drop-out voltage placed across it at the maximum output current. . It should be noted 
that the drop-out voltage is similar to that of an LDO with the exception that a much smaller 
NMOS transistor can be used to achieve the same drop-out voltage that a PMOS can 
achieve. 
 
4.4.2 Simulation Results 
4.4.2.1 INL and DNL of SC-DAC 
The postextracted SC-DAC with the op-amp based reconstruction filter is simulated 
to verify its linearity. The simulated DNL and INL of the output voltage is shown in Figure 
4.13 and Figure 4.14. 
 
4.4.2.2 Digital Predistortion 
As shown in Figure 4.10, the SC-DAC with op-amp reconstruction filter drives an 
open-loop transconductance cell. The output current is nonlinear with respect to the driving 
voltage; hence, it is nonlinear with respect to the input digital code. Therefore, digital 
predistortion (DPD) is required. As digital circuitry is low power and easy to be integrated 
with the PA, DPD is widely used to linearize CMOS PA. As was previously noted the DPD 
is relatively static across frequency.  
Current based EER transmitters provide high efficiency but moderate/poor linearity 
due to code-dependent impedance variation, which leads to signal distortion in both 
amplitude (AM-AM) and phase (AM-PM). Figure 4.15 (a) and (b) show the output signal 
distortion of the EER transmitter system using the SC-DAC and transconductor as the 
supply modulator. Both the output amplitude and phase can be considered a function of the 




digital predistortion (DPD) is applied, as shown in Figure 4.16. 
The PA output signals are detected and lookup tables for the amplitude A and phase   
are constructed, respectively. Based on the lookup tables, A and   are mapped to 
predistorted signals A' and  ', providing linearized signals at the PA output. 
A differential class-E amplifier is implemented which is similar to the one in Section 
4.2. 
 
4.4.3 Measurement Results 
The SC-DAC modulated, class-E RF PA Is fabricated in a 130-nm RF CMOS process 
and the total area of the chip is 2 × 2 mm including all pads, as shown in Figure 4.17. 
 
4.4.3.1 Static Measurement 
The static performance of the PA was characterized using a high-speed digital IO 
pattern generator, an RF vector signal generator and a vector signal analyzer.  
The output power vs input code w/ DPD and w/o DPD are plotted in Figure 4.18(a), 
respectively. The PAE versus output power is plotted in Figure 4.18(b). The measured peak 
power and the corresponding power added efficiency (PAE) versus frequency are plotted 
in Figure 4.19. At 2.4 GHz, the SC-DAC modulated EER transmitter achieves a peak 
power of 22.5 dBm with a corresponding power added efficiency (PAE) of 23.6 %. 
 
4.4.3.2 Dynamic Measurement 
The nonlinear behavior of the open-loop transconductance cell requires digital 
predistortion (DPD) to enhance the linearity of the EER transmitter. The PA output signals 




with output amplitudes and phases, lookup tables (LUT) for the amplitude, A, and phase   
are constructed, respectively. Based on the lookup tables, linearized output A and   are 
mapped to predistorted input signals A' and  ', providing linearized signals at the PA output, 
as shown  Figure 4.16.  
A 10 MHz, 64 QAM LTE signal is applied to test the linear operation of the current-
modulated EER PA. The demodulated LTE constellation diagram is shown in Figure 4.20. 
The constellation is plotted before DPD in gray and after DPD in black. The EVM is 
improved from >11 %-rms before DPD to 2.35 %-rms after DPD. 
The measured average output power and PAE are 18 dBm and 10.6 %, respectively. 
The measured adjacent channel leakage ratio (ACLR) is plotted in Figure 4.21(a) with no 
DPD and (b) with DPD. The DPD improves the ACLR from -18.4 dBc to -30.3 dBc.  
Furthermore, a WCDMA modulation is also tested with this current-modulated EER 
PA. The ACPR for WCDMA signal is plotted in Figure 4.22. The average power is 19.9 
dBm with a PAE of 14.3 %. With DPD, the ACPR can be reduced from -24 dBc to -37.8 
dBc. The EVM of the WCDMA signal is 1.3 %-rms. 
 
4.5 Summary 
A pipelined SC-DAC current-modulated EER transmitter is designed and tested. Such 
a topology allows for improved linearity while reducing the output quantization noise that 
is problematic in digital power amplifiers where the quantization is directly in the RF signal 
path. DPD is applied to compensate the nonlinearity of the open-loop transconductance 
cell. The circuit is laid out, simulated, and measured in a 130 nm RF CMOS technology. 
At 2.25 GHz, the peak output power and PAE are 22.5 dBm and 23.6 %, respectively. This 




10 MHz 64 QAM LTE signal, the PA achieves an EVM of 2.35 %-rms with an ACLR less 
than -30 dBc at an average Pout of 18 dBm. 
Limitations of the efficiency and linearity of the current modulated EER transmitters, 
along with the aforementioned systematic nonlinearity (e.g., bandwidth expansion, delay 
mismatch, etc.) motivate a different approach. The next two chapters introduce multiphase 














































Figure 4.19. Measured peak output power and PAE versus frequency. 
 
 
Figure 4.20. Measured 10 MHz 64 QAM LTE constellation with EVM of 2.35 %-rms after 







In the digitally intensive versions, the Cartesian-to-polar conversion requires a 
complex coordinate rotation digital computer (CORDIC) and the resulting bandwidth 
expansion limits wideband operation required by current wireless standards [57], [59]. The 
Cartesian-to-polar transformation can be expressed as follows: 
 
2 2( ) ( ) ( )A t I t Q t     (5.1) 
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  (5.2) 
Owing to the strong nonlinearity associated with these conversions, the bandwidth 
required for the polar components A(t) and (t), especially the phase component (t), are 
substantially larger than the bandwidth of the Cartesian components I(t) and Q(t) [59].  
An alternative to techniques that require a polar conversion is to digitally modulate 
and sum the I and Q signals in the Cartesian domain, as shown in Figure 5.1. In the past, 
summation in the quadrature domain has been performed with transformers [5], [23]. Due 
to interactions between the I and Q currents in the windings and due to memory effects, 
this technique requires precise duty-cycle control and/or digital predistortion. Several 
efforts have been made to perform the combination in the charge domain, on a capacitor 
array [17], [18], [100]. These techniques are more amenable to CMOS technology, as they 
do not require custom transformers, and are more linear due to low-loss switching and 
precision capacitor matching [26]. Further, duty-cycle control is not necessary, as long as 
the voltage on the capacitor array due to one input settles before the next input is entered 
(e.g., I(t) must settle before Q(t)) [18]. In the capacitively combined versions, a capacitor 
array is divided into I and Q subarrays, each with a quantized number of unary/binary 
capacitor cells. The I/Q vectors can be represented simply by clocking the Q cells with a 




controlling the number of cells that are switched in each subarray. Four quadrant operation 
in the complex plane is achievable by appropriately inverting the I and Q clock signals. 
The output amplitude and phase are achieved by appropriate weighting of the I/Q signals; 
hence, this eliminates the need for a CORDIC, and a wideband supply modulator and phase 
modulator required for other realizations of Polar/EER PAs. Another direct benefit is that 
the I/Q vectors propagate at similar frequency with similar group delay. This obviates the 
need for delay synchronization circuitry necessary in many Polar/EER transmitters; careful, 
symmetric layout ensures proper timing alignment. 
Because summation of quadrature signals results in a 3-dB loss when compared to 
summation of in-phase signals (e.g., polar modulation), amplifier efficiency is critical. 
Switching amplifiers are ideal for this operation, as their ideal efficiency is higher than that 
of linear amplifiers. A class-G technique can be adopted to enhance the efficiency at output 
power backoff [3], [80]. It is noted that the quadrature architecture consumes less overhead 
power than polar architectures owing to the lack of a wideband phase modulator and 
synchronization circuitry. As with other SCPAs, it is worth noting that the Q-SCPA 
achieves high linearity owing to the ability to precisely define capacitance ratios in CMOS. 
Similarly, the Q-SCPA eliminates the need for auxiliary, high-bandwidth analog/mixed-
signal circuitry (e.g., supply modulators and phase modulators) and can be scaled to higher 
resolutions as required by the communication standard. 
In this chapter we present a class-G Q-SCPA for nonconstant envelope amplification. 
This chapter is organized as follows. In Section 5.2, theoretical operation of the Q-SCPA 
is discussed. Design details of the presented Q-SCPA are provided in Section 5.3, followed 





5.2 Theory of Operation 
5.2.1 Operation of Conventional SCPA 
Switched-capacitor circuits are ubiquitous in CMOS owing to their fast low-loss 
switches and precisely controlled capacitance ratios. The SCPA is a class-D PA with a 
precisely controlled capacitive divider at its output. The divider precisely controls the 
voltage level at the output of the SCPA using charge division on an array of capacitors; 
hence, it provides a direct linear summation of RF signals. Moreover, the load impedance 
of SCPA is code-independent, that is, it is constant as the input digital code causes the 
output amplitude to vary.  
As shown in  Figure 5.2, an SCPA consists of an array of capacitors whose top plates 
are shared and whose bottom plates are connected to an inverter that can be switched 
between VDD and ground (VGND). Though shown as a single inductor, in practice, L is the 
excess reactive impedance of the impedance matching network and Ropt represents the 
optimum termination resistance [3]. A decoder can selectively enable or disable any of the 
inverters.  
When enabled, switching is allowed to occur, while when disabled the bottom plate of 
the capacitor is held at ground. The output amplitude can thus be modulated by controlling 
the number of the total capacitance that is switched each cycle, relative to the total array 
capacitance. When all capacitors are switched, a peak voltage is output, while switching 
fewer capacitors proportionally reduces the output voltage. An inductor is connected in 
series with the top plate to filter the square switching waveforms at the SCPAs input. This 
inductor forms a series resonant circuit with the output resistor; hence, it acts as a bandpass 
filter for the fundamental operation frequency. The inductor and output resistor may be 




transforms the impedance of an antenna to an equivalent small resistance in series with a 









where N is the total number of unit capacitors in the array and n is the number of capacitors 













SC IN DDP C V f	                            (5.5) 
where f is the carrier frequency and CIN is the input capacitance that varies with the selected 
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The design of an SCPA commences by choosing a desired Pout, and an acceptable 
value of Qnw. Qnw is limited by the quality factor of the available passive components and 
is typically dominated by the inductor in CMOS processes. Practical values of the quality 
factor of on-chip inductors are < 20. Matching network efficiency for a two element, 













                                          (5.9) 
Thus, to maintain a network efficiency of greater than 75 %, Qnw values must be less 
than 5 [101]. Further details of the SCPA design and its theory of operation can be found 
in Yoo, et al. [3], [26]. 
 
5.2.2 Operation of the Q-SCPA 
An example schematic of a Q-SCPA is shown in  Figure 5.3. Design of a Q-SCPA 
commences from the same point as the polar SCPA to find the value of the total array 
capacitance. The array is subdivided such that half of the array capacitance is placed in the 
individual I/Q paths. The subarrays are further divided into unit capacitors with individual 
driver chains that can be either switched between VDD and VGND, or held at VGND. A 
quadrature clock is generated that switches the subarrays such that the I-array rising edge 
leads the Q-array rising edge by 90°.  
In previous quadrature transmitter designs the clock was operated with a 25 % duty-
cycle to limit interactions between the individual I/Q components [17], [23]. Here it is 
noted that as long as the I-array settles before the Q-array clock is turned on, there is no 
interaction between the I/Q components; this does set practical upper limits on the 
operation frequency of the Q-SCPA with 50 % duty-cycle. Operation will now be described 
in detail. 
As was previously mentioned, the input pulse waves for the I and Q capacitor 
subarrays are 90° out of phase. The output signal s(t) is the direct summation of I(t) and 
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Where p(t) and p(t+T/4) represent the input 50 % duty-cycle square waveforms as shown 
in  Figure 5.3(b). The I(t) and Q(t) signals are given by the following: 
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where A(t) and (t) are the amplitude and phase of the modulated signal, respectively. 
By substituting (5.11) and (5.12) into (5.10), performing the Fourier expansion and 
keeping only the terms at the desired carrier frequency, the following expression results: 
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where Aﬀﬁﬂﬃ ! "#$ %&'()* )% +,- ./ 01$ () (#$ %120&3$2(&4 ')35)2$2( )% (#$ 6)1*.$*
expansion of a square pulse train. 
It can be seen that the amplitudes of I(t) and Q(t) are proportional to the number of 
capacitors switching in I (cos) and Q (sin) modes, respectively. Hence, weighting the I/Q 
subarrays properly, the output amplitude and phase can be controlled precisely. An 
example of the operation of the proposed Q-SCPA is shown in Figure 5.4. In this figure 
both I and Q operate with 3b of total capacitance (e.g., 8 unit capacitors). In Figure 5.4(a) 
an output in quadrant II of the complex plane is achieved with an inverted I clock signal 
and a non-inverted Q clock signal; precise phase and amplitude are controlled by selecting 
the number of capacitors that are on (e.g., switched), relative to the number held at ground. 
Examples for operation in quadrants I, III, and IV are shown in Figure 5.4(b), (c), and (d), 
respectively. 




in (5.4) by a factor of 2, since the I subarray is always off when the Q subarray is switching 













  (5.14) 
The input power for the individual I and Q array can be found by assuming that the 
capacitors being switched (nC/N) are in series with the parallel combination of the 
capacitors not being switched (C(N-n)/N) and the capacitance from the other array (C). 
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  (5.16) 
The ideal drain efficiency of the Q-SCPA can be found as the ratio of the Q-SCPA 
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The total efficiency of the PA is the product of (5.9) and (5.17): 
 Total SCPA Match      (5.18) 
This is the total drain efficiency and does not account for input power due to the 
overhead (e.g., clock distribution, decoder logic, pad drivers, etc.) or losses due to finite 
switch resistance. This accounts for the discrepancy between the measured power added 
efficiency (PAE) and the total drain efficiency calculation. It should be noted that the 




efficiency will always be lower since its peak output power is 3-dB lower than the original 
SCPA. A plot comparing the ideal PAE of the conventional SCPA to the Q-SCPA for 
several different values of Qnw is plotted in Figure 5.5. It is noted that  QSCPA is proportional 
to Qnw, while  Match is inversely proportional to Qnw; this implies that an optimal Qnw exists. 
 Total is plotted versus Qnw in Figure 5.6, for several different values of code word, n in a 7 
bit Q-SCPA (i.e., N = 128). This plot assumes that the quality factor of the capacitor is 
significantly larger than the inductor, and that QInductor = 10. It can be seen that the optimal 
Qnw is between 2 (n = 128, peak output power) and 4 (n = 32, 6dB backoff). 
Additional losses in clocking and driving can be accounted for with estimates of the 
total gate capacitance being driven [26]. As has been noted, though there is a penalty for 
combining the signals after the PA, there is no requirement for precision synchronization 
or wideband phase-/amplitude-modulator circuitry, all of which require significant power 
from the supply. 
 
5.3 Circuit Details 
5.3.1 Top Level of the 8-Bit Q-SCPA 
A single-ended block diagram of the proposed Q-SCPA is shown in Figure 5.7 [102]. 
Note that the fabricated circuit is differential. A Cartesian representation of a nonconstant 
envelope signal is separated into its constituent in-phase, I, and quadrature, Q, vectors. The 
digitized I/Q vectors BI,Q, are represented as signed digital code words; These vectors are 
input to a digital pattern generator that separates the bit pattern and outputs the bits to their 
proper digital inputs. The on-chip decoder is a binary-to-thermometer decoder for the 
MSBs, while the LSBs are simply buffered to match the decoder delay. An RF frequency 




and is then converted to a quadrature clock by a quadrature ÷2 circuit. The MSB from the 
decoder is the sign bit and is input to an XOR along with the output of the ÷2 circuit. Hence, 
a quadrature output that can be inverted depending on the value of the sign bit is realized. 
The remaining LSBs represent the amplitude weighting of the constituent I and Q 
signals. Each capacitor subarray comprises a total of 6 bits, chosen primarily to reduce the 
amount of quantization noise at the output of the Q-SCPA, while meeting signal fidelity 
requirements (e.g., EVM, ACLR, etc.). This resolution also allows for additional bits 
should digital predistortion (DPD) be required. The capacitor subarrays are subdivided into 
a partial unary and binary array as a compromise between size/complexity and linearity. 
The four MSBs are unary-weighted (CU = 200 fF) and controlled by a binary-to-
thermometer decoder whereas the two LSBs are binary-weighted (C1 = 100 fF and C0 = 50 
fF) for fine output resolution. An extra bit is achieved by operating as a class-G circuit, 
with two binary weighted power supply voltages; hence, in the fabricated circuit, seven 
total bits of amplitude resolution are realized. The capacitor sizes were limited by the 
smallest dimensions achievable for MiM capacitors in the chosen technology. 
The capacitor array is designed using MiM capacitors with a common top plate, while 
the bottom plates are connected to class-G switches (more detail on the class-G switch will 
be provided in the Section 5.3.2). The top plates are connected in series with a low-pass 
matching network that transforms the antenna impedance of 50   to the optimum 
termination impedance. The matching circuit is comprised of a series inductor, Lser, and a 
shunt capacitor, Csh, forming a bandpass series-resonant circuit at the design frequency. 
Because the total capacitance remains unchanged from the perspective of the matching 
network, it can be sized to be series resonant with the total capacitance in the array. The 




switching waveforms at the input of the circuit. 
The inductor, Lser = 1.0 nH is realized as custom wound, fully differential transformer, 
as seen in Figure 5.8(a). The routing of the inductor allows both sides of the differential Q-
SCPA to be matched to the antenna impedance while providing ease of routing. The 
simulated inductance and resistance of the custom cell are plotted in Figure 5.8(b). The 
capacitor, Csh = 4.8pF is a MiM capacitor, similar to those used in the Q-SCPA capacitor 
arrays. The impedance transformation circuit uses a loaded quality factor, Qnw   3, leading 
to a circuit with approximately 600 MHz 3-dB bandwidth centered at 2 GHz. Higher 
quality factors can be used if off chip impedance transformation is used owing to the higher 
quality factors possible with use of off-chip components. 
 
5.3.2 Unit Class-G SCPA 
The schematic of the dual supply class-G driver [3], [103] is shown in Figure 5.9. Low 
voltage is a primary reason for poor efficiency in CMOS power amplifiers; this is because 
the output resistance is proportional to the square of the supply voltage; hence, a reduction 
in supply voltage by a factor of two reduces the optimum termination impedance by a factor 
of four. This leads to larger impedance transformations from the antenna, corresponding to 
higher losses in the matching network, as well as a voltage division at the output of the 
switching transistor. The nominal supply voltage for CMOS devices is VDD = 1.2 V in the 
chosen 65nm process technology. In order to increase the output power and to reduce the 
losses from impedance transformation, it is desirable to operate with higher voltage 
supplies. This is implemented by cascoding the transistors in a standard CMOS inverter 
that acts as the switch between the high supply voltage and ground in the Q-SCPA. Using 




is labeled as VDD2 in Figure 5.9. It has been shown that efficiency in power backoff can be 
improved by reducing the supply voltage for envelope signals that are small enough [4], 
[103], [104]. In a switched capacitor circuit, switching supplies results in no glitch, as the 
transition can be controlled to only occur when the switch is already open (e.g., 
disconnected from the load) [3], [105]. Therefore, a second switching path is added with a 
supply voltage of VDD. It is critical to match the resistances both pull-up and the pull-down 
path. This will mitigate code dependent nonlinearity[26]. The class-G topology increases 
the peak output power, improves the efficiency at power backoff, and adds an extra binary 
bit of resolution since VDD2= 2VDD. 
 
5.3.3 Logic and Switch Drivers 
The schematic for the enabling logic and drivers that precede the switch is shown in 
Figure 5.10. The enabling logic for each switch path is located adjacent to the switch and 
takes its input from the decoder. Colocation of the logic and driving chains allows the 
parasitic routing capacitance to be minimized and for easier timing synchronization of the 
switching signals. Four separate controls (A, B, C, and D) are required to control the class-
G switch. The PMOS transistors operate between supply rails VDD and VDD2; hence, a level 
shifter is used to change the logic levels [106]. Inverters after the level shifters are placed 
in isolation wells to allow operation from these different supply rails. Care is taken to 
minimize the delay mismatch from output to input in all four paths, as this minimizes the 
potential for crowbar current to flow between the supply rails if the PMOS and NMOS 
paths were on simultaneously. Nonoverlapping clocks can be used to further minimize 
crowbar current, at the expense of slightly lower output power and reduced linearity. 




bits are designed to arrive at the latch within its setup time. 
 
5.4 Experimental Results 
An experimental prototype of the capacitively combined, class-G Q-SCPA is 
fabricated in a 65 nm RF LP CMOS process with 9 layers of metallization, including an 
ultra-thick top metal for high quality passive elements. The prototype occupies an area of 
1.8 mm × 1.0 mm including all bonding and probe pads; the chip area is heavily pad 
dominated due to required I/O. Figure 5.11 shows a chip microphotograph of the Q-SCPA. 
The circuit is comprised of a differential, quadrature 6-bit array of precision MIM 
capacitors, switches, drivers, selection logic, decoders, and a fully integrated output 
matching network. All circuits operate from 1.2 V, with the exception of the cascoded 
switches that operate from 2.4 V. 
 
5.4.1 Static Measurements 
The PA operates at a center frequency of 2 GHz with a peak output power and 
efficiency of 20 dBm and 21 %, respectively, as shown in Figure 5.12. The -3 dB bandwidth 
    	 
  	    oaded quality factor of the band-pass 
matching network. Note that the performance below 2 GHz is dominated by the rolloff of 
the balun in the measurement setup.  
Shown in Figure 5.13 (a) is the Pout versus the quadrature code input for the vector 
I=Q. This corresponds to a transition from the maximum in quadrant III to the maximum 
in quadrant I of the complex plane. The output amplitude reduces linearly as the code is 
changed, with minor distortion due to bonding inductance. A sign bit allows the quadrature 




Asymmetry in the response owes to supply and ground bounce due to excess bondwire 
inductance in the PCB layout. This distortion can be reduced with better decoupling of the 
supply circuitry on chip, or with low-inductance packaging (e.g., Flip-chip) [3]. The 
efficiency is plotted as a function of output power for the I = Q vector in Figure 5.13. Again, 
the asymmetry is due to supply and ground inductance and can be reduced similarly. 
 
5.4.2 Dynamic Measurements 
To verify the quadrature SCPAs ability to amplify complex, wideband modulated 
signals, a 10 MHz, 64 QAM LTE signal is applied to the power amplifier. The ACLR 
performance is plotted in Figure 5.14 and shows less than -30 dBc when outputting 14.5 
dBm at 12.2 % average efficiency. This result is obtained after a 2D digital predistortion 
procedure that is only necessary due to the aforementioned excessive supply and ground 
bondwire inductance, as was verified with simulations of the Q-SCPA with and without 
bondwire inductance. The signal constellation is plotted in Figure 5.15, showing the 
measured EVM at this ACLR is 3.6 %-rms.  
Digital PAs such as the SCPA and Q-SCPA are quantized systems, and hence their 
out-of-band (OOB) noise is dominated by quantization. The OOB noise for the 7-bit 
QSCPA when transmitting a 10 MHz, 64 QAM LTE signal is plotted in Figure 5.16. The 
OOB noise at +80, +85, +95, +190 MHz, and the ISM band is -115.4, -115.3, -115.8, -
108.8, and -112.4 dBm/Hz, respectively. Though these exceed the desired specification of 
-125 dBm/Hz, with two extra bits of resolution the specification would be met. As the 
presented design was pad limited, increasing resolution in a fully integrated transmitter 
would not be problematic. It should also be noted that the poor performance at 190 MHz 




increased to move the spurs further OOB. The functionality of the QSCPA is validated 
through both the static and vector measurements. The advantages of the QSCPA are 
evident in that no phase modulator or timing synchronization circuitry was necessary. 
 
5.5 Summary 
A quadrature SCPA that can output any phase and amplitude on the complex plane 
based on digitally coded quadrature inputs is demonstrated in 65nm CMOS. As with all 
SCPAs, this PA leverages CMOS strengths of low-loss switches and precision capacitor 
ratios to simultaneously achieve good efficiency and linearity. The Q-SCPA, however, 
leverages the advantages of digital PAs while not requiring the wideband modulator of 
typical DPAs. Furthermore, no complex synchronization circuitry is required, unlike what 
is required in Digital polar PAs. A prototype fabricated in a 65 nm CMOS process achieves 
a peak Pout and PAE of 20.5 dBm and 20 %, respectively. The performance of the Q-SCPA 
in a transmitter is validated using a 10MHz, 64-QAM LTE signal. After a 2D DPD, the 
ACLR is below the required -30 dBc limit and the measured EVM is < 4 %-rms, while 
achieving an average Pout and PAE of 14.5 dBm and 12.2 %, respectively.  
A comparison to similar digital transmitters is in Table 5.1. The overall efficiency is 
lower in this design; this is because that the on-chip matching is implemented with this 
design, which usually degrades the overall efficiency by 30 % to 40 %. In addition, in [17] 
and [100], the circuit is operating at 800 MHz. At lower frequency, the overall efficiency 

















































Figure 5.4. Schematics of capacitively combined quadrature SCPAs outputting (a) -6+j1, 





Figure 5.6. Comparison of the total efficiency versus Qnw for several code words in a Q-
SCPA. 
 
Figure 5.5. Comparison of ideal drain efficiency,  , versus Pout for a conventional SCPA 





Figure 5.7. Block diagram of the proposed quadrature SCPA. Note that the actual 
implementation is differential and that the switches are cascoded class-G switches (See 













































Figure 5.9. Schematic of unit class-G driver with active supply of (a) VDD2 (b) VDD. All 
transistors are minimum length, with the following widths in  m: P1 = P2 = 87.84, N1 = 





Figure 5.10. Q-SCPA Class-G Logic Decoder. Note that the unit size for an NMOS 





Figure 5.11. Chip microphotograph of the 65 nm experimental prototype transformer 
combined SCPA.  
 






Figure 5.14. Measured ACLR for a 10 MHz, 64 QAM LTE signal. 
 










Table 5.1. Comparison to prior art 
 
This Work [17] [23] [100] [67] 
Process technology 65 nm 28 nm 65 nm 65 nm 65 nm 
Supply voltage (V) 1.2/2.4 1.1 1.3 1.25 1.2 
Resolution (bit) 8-IQ 6-IQ 13-IQ 7-IQ 9-Polar 
Carrier Frequency 2.0 GHz 800 MHz 2.4 GHz 800 MHz 2.2 GHz 
Peak Pout (dBm) 20.5 13.9 22.8 7.87 23.3 

















Average Pout (dBm) 14.5 6.97 15 0.26 16.8 
Average PAE 12.2 % 29.1 % NA 6.7 % 21.8 % 
EVM ( %) 3.6 %-rms NA 3.98 %-rms NA 3.98 %-rms 











Outphasing PAs do not suffer from the delay mismatch, however, the load/device 
mismatch due to PVT variations significantly limits the dynamic range and causes AM-
AM and AM-PM distortions.   
 
6.1.2 Output Power Loss in Quadrature Architecture 
Although the quadrature PAs can avoid the bandwidth expansion or delay mismatch, 
they suffer from a significant power drop during I/Q combination. As shown in Figure 6.1 
(a), when the magnitude of I and Q are equal, the output power drops by 3 dB when 
compared to vector summation of two signals that are in phase. Hence, the phase-dependent 
power drop is caused by the 90-degree phase difference of the I/Q signals.  
It is straight forward that the power drop is 3 dB when the output phase is  /4. For a 
modulated signal, the phase is evenly distributed from 0 to 2 , then we need to consider 
the overall power drop due to the IQ direct summation. Assume the output phase is  and 
the output amplitude is A0. In SCPA, the output amplitude is proportional to the number of 
the capacitors switching, therefore, the ratio between the amplitude of quadrature PA and 
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Similarly, we can also calculate the ratio of the output power: 
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Therefore, for a modulated signal, the output power of quadrature SCPA will be 2 dB 
lower than the polar SCPA if they are implemented by a similar SCPA array.  
A number of papers use 25 % duty cycle clocks instead of 50 % duty cycle clocks [17], 
[23], arguing that the low drain efficiency is due to the overlap of the I/Q clocks as shown 
in Figure 6.2 (a). However, if we carefully investigate the operation of DRFC during the 
overlap region as shown in Figure 6.2 (a), this region is corresponding to the 45-degree 
vector in Figure 6.1(b).   
 
6.2 Theory of Multiphase Modulation 
From Figure 6.1 (a) and Figure 6.2 (a), we can conclude that the power loss is actually 
due to the nonoverlapping region of I/Q clocks. However, this nonoverlapping region is 
critical for the generation of output signals with arbitrary phases.  
Therefore, the multiphase all-digital transmitter architecture is proposed to 
significantly improve the power efficiency of the quadrature power amplifier.  
An example of eight-phase clocks is illustrated in Cartesian coordinates as shown in 
Figure 6.3(a). By adding additional phases, the separation between adjacent phase vectors 




and hence reduced power loss. 
The digital logic circuitry to implement multiphase signals would be hard to 
implement back in the era when Kahn introduced the first EER PA in 1954, but they are 
readily available in nowadays CMOS circuitry. Deep-submicron CMOS technology is 
fundamentally a digital technology. The multiphase architecture basically take advantage 
of the low-cost and low-power digital circuitry to reduce the power loss in high-power 
switching power amplifiers.  
 
6.2.1 Polar to Multiphase Conversion 
As shown in Figure 6.4, for an arbitrary vector (A,  ), we can convert it to multiphase 
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Where n1 and n2 represent the amplitudes of the selected adjacent two phase vectors 
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To justify the efficiency improvement of the proposed design, assume the output 
amplitude of half of the DRFC cells is V. In Figure 6.1 (a), when the magnitudes of I and 































  (6.10) 
In general, the power loss at phase  of the M-phase architecture can be calculated by 
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The overall ratio between the amplitude of the M-phase architecture and the amplitude 
of a polar architecture, for a modulated signal with evenly distributed phases, can be 
calculated by 
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Similarly, the ratio of the output power can be calculated by: 
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From (6.11) and (6.15), we can compare the power loss between polar architecture and 




6.2.2 Cartesian to Multiphase Conversion 
As shown in Figure 6.5, the I and Q of a multiphase vector can be expressed by: 
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  (6.18) 
Where n1 and n2 represent the amplitudes of the selected adjacent two phase vectors 
and m represents the index of the selected phase vector that is determined by (6.7) or (6.8).  




































  (6.20) 
where the integer m can be determined by (6.7). 
The output power of the multiphase PA is proportional to (I2+Q2),  
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  (6.22) 
where Pout,max is the maximum output power with one phase vector, and N is the total 





6.2.3 Multiphase SCPA 
As discussed in Section 5.2, the SCPA has a good linearity and constant load 
impedance, hence, it is a good candidate to implement the multiphase architecture. In 
SCPA, an array of capacitor cells has a shared bottom plates whereas their top plates are 
driven by a phase-modulated pulse-wave and switched between VDD and VGND, or held at 
VGND. To accommodate the multiphase operation, an RF clock signal is subdivided into N 
equally spaced output phases ( 1- N) by a polyphase filter or a delay-locked loop (DLL) 
and a digital phase selector will select the chosen phase to drive each capacitor. An example 
of a multiphase-SCPA (MP-SCPA) is shown in Figure 6.6. Each capacitor in the capacitor 
array can be switched by a pulse wave with any one of the eight phases. 
Same as (6.22), we can calculate the output power of MP-SCPA as a function of the 
















  (6.23) 










  (6.24) 
Similar to a polar SCPA, the input power can be expressed by: 
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In Figure 6.7, we convert the multiphase to Cartesian coordinates and plot the output 
power and PAE as a function of the input code.  
In (6.23), assuming n1=n2 and Qload=3, we can plot the ideal output power versus the 
number of switching capacitors and the number of phase vectors M, as shown in Figure 
6.8.   
From Figure 6.8, we can observe a significant power increase from M=4 to M=8, 
whereas the improvement is minor when the number of phases M is larger than 16.  
 
6.3 Circuit Details 
6.3.1 Phase Selector and Amplitude Decoder 
The phase selector comprises a digital logic circuit and a MUX tree. The clocks with 
sixteen phases will pass to the input of the MUX. The digital logic circuit controls the 
MUX and selects two clocks with adjacent phases (A and B) as the output. Then the 
selected two clocks go to each cell of the MP-SCPA, where the amplitude decoder allows 
the unit capacitor to be driven by either A or B, or held at ground.  
Since the phase selector and the amplitude decoder both are operating at the same 
sampling rate with the same group delay, the delay of the two paths can be easily adjusted 
to minimize the delay mismatch. In EER PA, however, the phase signal is at RF frequency 






6.3.2 Cascoded Switch for Unit Capacitor Cell 
The switch is a cascoded inverter that allows for operation with doubled supply voltage 
to increase the output power and reduce losses in the output matching network, as shown 
in Figure 6.9. For each cell, a level shifter and separate buffer chains are implemented to 
drive the high-side M4 and low-side of the switch M1. To avoid the conduction loss, the 
delay between Vrfp and Vrfn is minimized.  
 
6.3.3 Block Diagram of the Entire Design 
Figure 6.10 shows the block diagram of the 16-phase all-digital switched-capacitor 
power amplifier. A 7-bit unary switched-capacitor array is implemented in this design, 
which will be adequate to meet the error vector magnitude (EVM) and out-of-band (OOB) 
noise specifications for wireless communication standards such as LTE and 802.11ac (e.g., 
Wi-Fi) [5].  
A single-ended version is shown although the fabricated circuit is fully differential. In 
the proposed architecture, an off-chip phase generator creates 16 evenly distributed phase 
vectors ( 0- 15) that are input to a clock selection MUX. Four LSB bits from the digital 
pattern generator are used to select the two adjacent phases ( A- B) to the phase of the 
desired output signal. The phases,  A- B, are distributed to every cell of a 7b capacitor array, 
where a 14b multiphase logic decoder can select whether to switch each capacitor cell on 
 A, on  B, or to ground the cell to VGND. As was previously mentioned, the array can be 
steered entirely to either phase 






6.4 Measurement Results 
The capacitively combined MP-SCPA is fabricated in a 130 nm RF CMOS process 
with an ultra-thick top metal for high quality passive elements. Figure 6.11 shows the 
microphotograph of the MP-SCPA. It occupies a total area of 2.1 mm×1.8 mm. A 4-bit 
phase logic (m) selects two out of sixteen clocks with adjacent phases for the desired output 
whereas two 7-bit decoders (n1, n2) independently control the number of capacitors 
switching at the two chosen clocks. The die area used by the digital input pads can be saved 
when the power amplifier is integrated together with digital signal processing (DSP) 
backend. Most circuitry operates from a supply voltage of 1.5 V, with the exception of the 
cascoded PMOS switches that operate from 1.5V to 3 V. 
 
6.4.1 Static Measurement 
In Figure 6.12, the static output power and PAE are measured at different frequencies, 
respectively. The PA delivers a maximum output power of 26 dBm with a PAE of 24.9 % 
at 1.82 GHz. The measured -3 dB bandwidth of the PA is around 750 MHz, which is 
consistent with the loaded quality factor of the band-pass matching network. Note that the 
performance above 2 GHz is dominated by the rolloff of the balun in the measurement 
setup. 
The output power is plotted as a function of the digital input code in Figure 6.13. The 
digital input codes n1, n2, and m are mapped to IQ plane using (6.19) and (6.20).  
The nonlinearity is caused by the bondwire inductance and the difference of the 
adjacent clocks. Excess bondwire inductance can cause supply and ground bounce and 
affect the dynamic response at the output in the form of memory effect. The difference in 
the cl  	 	
  

   





along different phase vectors.  
In Figure 6.13, we can observe a relatively larger distortion at high power, which can 
be explained by the interaction between supply/ground bounce and clock mismatch. When 
the output power is high, the effect of clock difference can enlarge the supply and ground 
bounce, resulting in a larger difference in output amplitudes switching at different clocks.  
 
6.4.2 Digital Predistortion  
Nonlinearity in power amplifiers can cause the spectral mask violations, increase bit 
error rate (BER) resulted from the in-band distortion, and cause adjacent channel 
interference due to spectral regrowth. Owing to the low cost and low power of CMOS 
digital circuitry, it is cost effective and advantageous to linearize the PA using digital 
predistortion (DPD) at the baseband. 
 
6.4.2.1 2D Look-Up Table 
Similar to quadrature PAs, the multiphase PA requires a 2D-DPD. The digital input 
code n1, n2, and m can be mapped to the measured output amplitude and phase. To visualize 
the mapping relationship, both the digital input code and the output amplitude and phase 
are converted to the IQ plane. The measured output with all codes using two adjacent 
phases are plotted in Figure 6.14(a), whereas all codes with 16 different kinds of phase 
combinations are plotted in Figure 6.14(b). It can be observed that, with increased number 
of phases, the look-up table (LUT) for DPD can become huge.  
From the measured nonlinear output as shown in Figure 6.14, a LUT can be built and 
the digital input code can be predistorted to achieve a linear output. The predistorted input 




6.4.2.2 2D Surface Fit 
A large LUT will take a lot of memory, that is, large die area on chip. To overcome 
this disadvantage, a novel 2D surface fit is first proposed and applied to the multiphase PA.  
Assume that the IDPD and QDPD are independent with each other, then they can be 
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  (6.28) 
Functions (6.27) and (6.28) represent two different continuous surface in the 2D 
coordinates, as shown in Figure 6.16. By fitting the surface, we can find the desired 
coefficients ak,j-k and bk,j-k. A third order polynomial expression can be determined and it is 
plotted as the red surface in Figure 6.16. Predistorted codes from 2D surface fit and 2D 
LUT are very close, since the surface fit is generated on the basis of LUT, as shown in 
Figure 6.17(a) and (b).  
The 2D surface fit can save the die area occupied by the large LUT. It can also 
accommodate the temperature change or memory effect to its polynomial coefficients. 
After DPD, the output amplitude shows a linear response across all possible codewords 
and phases, as shown in Figure 6.18(a). In Figure 6.18(b), the corresponding PAE is plotted; 







6.4.3 Dynamic Measurement 
The MP-SCPA is tested with a 10 MHz, 64 QAM LTE signal. Without DPD, the 
ACLR is around -20 dBc as shown in Figure 6.19(a). By applying the DPD to linearize the 
PA, the measured ACLR, is less than -30 dBc, as shown in Figure 6.19(b). The average 
output power is 20.9 dBm with a PAE of 15.2 %. The measured EVM is 3.5 %-rms after 
DPD whereas the EVM is more than 10 %-rms without DPD. The signal constellation is 
plotted in Figure 6.20.  
The close-in out-of-band (OOB) noise of the MP-SCPA is dominated by quantization. 
The far-out OOB noise for the 7-bit QSCPA when transmitting a 10 MHz, 64 QAM LTE 
signal is plotted in Figure 6.21. The alias at 2.02 GHz is due to the 200 MHz sampling rate 
of the input LTE signal and it can be further suppressed with higher sampling rate of the 
input signal or higher resolution of the MP-SCPA.  
Although the PA is implemented with differential topology, the device mismatch and 
input clock signal mismatch can contribute to the second harmonics. The quality factor of 
the output matching is relatively small (~3), but the second and third harmonics can be 




We have first introduced the concept of multiphase modulation and implemented a 
prototype of the digital multiphase switched capacitor power amplifier in 130nm CMOS. 
This PA leverages the advantages of digital PAs while not requiring the wideband phase 
modulator of polar DPAs, or having the high combining loss of a quadrature DPA. This 




performance of the PA is validated from static measurements and modulation measurement 
using a 10 MHz, 64-QAM LTE signal. A novel DPD method using 2D surface fit is first 
proposed to save the die area occupied by the large LUT and to accommodate temperature 
coefficients. With DPD, the ACLR is below the required -30 dBc LTE standards and the 
measured EVM is 3.5 %-rms. A comparison to prior art is provided in Table 6.2. Though 
this circuit was implemented in 130 nm technology, it achieves higher average output 
power than its competitors. The PAE of this circuit is lower than [17], due to the 
implemented on-chip matching, which usually degrades the overall efficiency by 30 % to 
40 %. In addition, in [17] and [100], the circuit is operating at 800 MHz. At lower frequency, 
the overall efficiency will be higher since the ratio of the transition time in one cycle is 
smaller. Output power can be traded off for efficiency by reducing output voltage division 













Figure 6.1. (a) IQ summation at output; (b) IQ waveforms. 
 
 
Figure 6.2. (a) Quadrature clocks with 50 % duty cycle; (b) quadrature clocks with 25 % 














Figure 6.3. (a) Eight-phase vectors in Cartesian coordinates; (b) four of eight-phase clocks 
in time domain. 
 
 















Figure 6.5. Cartesian to multiphase conversion. 
 
























Figure 6.9. One unit cell of a cascoded switch. 
 










Table 6.1. Power loss of multiphase architecture and digital polar architecture 
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Table 6.2. Comparison to prior art 
 This Work 
[107] [17] [100] [23] [108] 
Process 
technology 130 nm 28 nm 65 nm 65 nm 65 nm 
Supply voltage (V) 3 1.1 1.25 1.3 1.2/2.4 
Resolution (bit) 7-MP 6-IQ 7-IQ 13-IQ 8-IQ 
Carrier Frequency 1.8 GHz 800 MHz 800 MHz 2.4 GHz 2.0 GHz 
Peak Pout (dBm) 26 13.9 7.87 22.8 20.5 
PAE at peak P

















out (dBm) 20.9 6.97 0.26 15 14.5 
Average PAE 15.2 % 29.1 % 6.7 % NA 12.2 % 
EVM 3.5 %-rms NA NA 3.98 %-rms 3.6 %-rms 
ACLR (dBc) -30.3/-31.7 -32.4/-32.7 -31.8/-31.5 <-43 -30.7/-31.0 







architecture by reducing the separation of adjacent phase vectors. Since digital circuitry is 
low power in CMOS, it is cost effective to utilize the logic circuitry for multiphase 
conversion and linearization. A DPD method using 2D surface fit is first proposed to save 
the die area occupied by the large 2D LUT and the resulted polynomial expression provides 
the flexibility to include the PVT variations and memory effect. 
All of the three aforementioned architectures are designed and tested, including 
current-modulated EER PA, quadrature SCPA, and multiphase SCPA. With thoroughly 
static/dynamic characterization and linearization based on DPD, all of the implemented 
PAs meet the stringent LTE standards and reveal a promising direction for CMOS 
switching PAs that has yet to be available in volume production. 
 
7.2 Future Work 
In order to suppress the quantization noise in Q-SCPA and MP-SCPA, more bits can 
be added to improve the resolution of the SCPAs. Although there is a minimum size for 
the unit capacitor for a given CMOS process, the C-2C topology and split-array topology 
can be implemented to increase the resolution.  
To further improve the PAE at power backoff, the class-G topology can be 
implemented with the MP-SCPA. In a class-G topology, the higher voltage supply will be 
used for high output power whereas the lower voltage supply will handle the low output 
power. The class-G topology is beneficial because the switching PAs ideally have 100 % 
drain efficiency when operating with both supply voltages.  
The low-Q passive elements in CMOS is one important reason for both the power loss 




off-chip high-Q inductors/capacitors or transformers to further improve the overall output 
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